A new DC/DC converter with zero voltage switching is proposed for applications with high input voltage and high load current. The proposed converter has two circuit modules that share load current and power rating. Interleaved pulse-width modulation (PWM) is adopted to generate switch control signals. Thus, ripple currents are reduced at the input and output sides. For high-voltage applications, each circuit module includes two half-bridge legs that are connected in series to reduce switch voltage rating to V in /2. These legs are controlled with the use of asymmetric PWM. To reduce the current rating of rectifier diodes and share load current for high-load-current applications, two center-tapped rectifiers are adopted in each circuit module. The primary windings of two transformers are connected in series at the high voltage side to balance output inductor currents. Two series capacitors are adopted at the AC terminals of the two half-bridge legs to balance the two input capacitor voltages. The resonant behavior of the inductance and capacitance at the transition interval enable MOSFETs to be switched on under zero voltage switching. The circuit configuration, system characteristics, and design are discussed in detail. Experiments based on a laboratory prototype are conducted to verify the effectiveness of the proposed converter.
I. INTRODUCTION
High-voltage converters have been studied and proposed for railway electrical systems [1] , ship electric power distribution systems [2] , and three-level medium power converters [3] - [5] . Three-level or multilevel converters/inverters [3] - [5] with clamped diodes, capacitors, or series H-bridge circuits have been proposed to reduce the voltage rating of power devices. To achieve compact size, high power density, and high circuit efficiency in modern power products, power switches with high switching frequency and low voltage rating can be adopted in medium-power converters. Thus, three-level converters can use MOSFETs to limit the voltage stress of power switches to V in /2. Compared with two-level converters, three-level converters have more circuit components and higher cost.
However, power switches are operated in hard switching mode if converters have high switching frequency. This condition reduces circuit efficiency. Therefore, three-level converters with soft switching techniques [6] - [13] were developed to reduce the switching losses. Thus, all power switches can be switched on at zero current switching (ZCS) or zero voltage switching (ZVS) within the desired load range. The leakage inductance or external inductance of the transformer and the output capacitance of power switches are resonant at the transition interval. The drain-to-source voltage of MOSFETs can be decreased to zero voltage before MOSFETs are switched on. Therefore, if MOSFETs are switched on under ZVS, circuit efficiency is improved to achieve high switching frequency.
This study presents an interleaved soft switching DC/DC converter for high-voltage and medium-power applications. This converter is characterized by low switching loss, ZVS turn-on, and low voltage rating of MOSFETs. Two circuit modules are adopted, and the interleaved PWM scheme is used to share load current and reduce the ripple currents at input and output capacitors. Thus, the size of the input and output capacitors is reduced. In each circuit module, two input capacitors and two half-bridge converters are connected in series at the high voltage side to limit the voltage rating of MOSFETs to V in /2. Therefore, power MOSFETs with 500 V voltage rating can be used in DC converters with 800 V input voltage. Two balance capacitors are connected in series between the AC sides of two half-bridge legs to balance two input split capacitor voltages automatically in each switching style. The primary windings of two transformers are connected in series to balance the secondary winding currents. Thus, power can be equally transferred to output load through two center-tapped rectifiers. Asymmetric PWM is adopted to generate the appropriate signals and regulate output voltage. MOSFETs can be switched on at ZVS within the desired load range on the basis of the resonant behavior of the MOSFET output capacitance and the transformer leakage inductance. The operation principle, circuit analysis, and design example of the proposed converter are discussed in detail. To verify the performance of the proposed converter, experiments are conducted with the use of a 1.8 kW prototype .
II. CIRCUIT CONFIGURATION
For a general single-phase AC/DC converter, the conventional half-bridge and full-bridge circuit topologies are adopted in the second stage DC/DC converter to regulate output voltage. The voltage stress of the power switches in these circuit topologies is set at DC input bus voltage V in . Power MOSFETs with 600 V voltage stress are normally adopted for half-bridge and full-bridge converters and are used after single-phase power factor correction (PFC). For three-phase AC/DC converters with PFC function, 900 V voltage stress MOSFETs or 1200 V IGBTs are adopted in the second stage DC/DC converter. The two half-bridge converters shown in Fig. 1 are connected in series at the high voltage side to reduce the voltage rating of power switches to V in /2. Meanwhile, these converters are connected in parallel at the low-voltage side to reduce the current rating of passive and active components. The main drawback of this circuit topology is that the two input split capacitor voltages can be unbalanced and thus result in unbalanced output inductor currents.
The circuit configuration of the proposed converter is shown in Fig. 2 . The DC bus voltage after three-phase PFC is normally within the range of 750 V to 800 V. Two input split capacitor voltages V Cdc1 and V Cdc2 can be automatically balanced by the clamped capacitors C c1 -C c4 . The proposed DC/DC converter has two circuit modules that share the load current. The interleaved PWM with a 90-degree phase shift is adopted to generate the appropriate switching signals and regulate output voltage. Thus, the ripple currents at the input and output capacitors can be reduced. Each circuit module in the proposed converter has two half-bridge converters in series. For circuit module 1, the first half-bridge converter includes D2 and i D4 increase, C r1 and C r3 are continuously charged, whereas C r2 and C r4 are discharged. If the energy stored in L r1 is greater than that stored in C r1 -C r4 , then C r2 and C r4 can be discharged to zero voltage. At t 3 , C r2 and C r4 are also discharged to zero voltage. The time interval in modes 2 and 3 are given by ) (
The dead time t d between S 1 and S 2 must be greater than the time interval Dt 13 to achieve ZVS turn-on for S 2 anti-parallel diodes of S 2 and S 4 are conducting. Therefore, S 2 and S 4 can be switched on at this moment to achieve ZVS. 
The duty loss in mode 8 is given by The circuit operations of the proposed converter in a switching cycle are finally completed.
IV. CIRCUIT CHARACTERISTICS
Given that C r1 -C r8 << C c1 -C c4 , the charge and discharge times of C r1 -C r8 at turn-on and turn-off can be neglected. Only modes 1, 4, 5, and 8 are considered in circuit module 1 to derive the voltage conversion ratio of the proposed converter. From the volt-second balance on (L r1 , L m1 , and L m2 ) and (L r2 , L m3 , and L m4 ), the average capacitor voltages
where d is the duty cycle of S 1 , S 3 , S 5 , and S 7 . We apply the volt-second balance to L o1 -L o4 in steady state. The voltage conversion ratio of the proposed converter is derived from
where V f is the voltage drop on diodes D 1 -D 8 . Based on (3) and (6)- (8), the output voltage can be rewritten as 
Given that i Cc1,av =i Cc2,av =i Cc3,av =i Cc4,av =0, the average magnetizing currents I Lm1 -I Lm4 are approximately equal to (1-2d)I o /(4n). The ripple currents on inductances L m1 -L m4 can be expressed as
The maximum and minimum magnetizing currents of L m1 -L m4 are given by
The output inductances of L o1 -L o4 can be obtained as 
The maximum and minimum output inductor currents are expressed as 
The voltage stresses of S 1 -S 4 are equal to V in /2. At time t 1 , the inductor current i Lr1 is approximated as
In the same manner, the inductor current i Lr1 at t 5 is approximated as 
If the energy stored in L r1 at t 5 is greater than that in capacitors C r1 -C r4 , then capacitors C r1 and C r3 can be discharged to zero voltage. The ZVS condition of S 1 and S 3 is given by ) ( 2 (25)
V. DESIGN EXAMPLE AND EXPERIMENTAL RESULTS
The proposed converter design is presented in this section. A laboratory prototype with 1.8 kW rated power was built to test the proposed converter. The electrical specifications of the converter are V in =750 V to 800 V, V o =24 V, I o =75 A, and f s =100 kHz. The maximum duty cycle of S 1 is assumed as 0.45 at V in =750 V and full load. The maximum duty cycle loss in modes 4 and 8 is assumed to be 15% under a full load with a duty cycle d=0.5. 
Step 1 Step 2: Turns ratio of
The TDK EER-40C magnetic cores with primary and secondary winding turns of n p =45 turns and n s =15 turns, respectively, are adopted for transformers T 1 -T 4 . The magnetizing inductance of T 1 -T 4 is 350 mH.
Step 3: Power switches S 1 -S 8 From (17) and (18) Step
The ripple current on L o1 -L o4 is set to 10% of the rated inductor current. From (10) , L o1 -L o4 can be obtained from
where L o1 -L o4 are set as 16 mH in the prototype circuit.
Step 6: ZVS conditions of S 1 and S 2 The output capacitance of IRFP460 MOSFETs is 480 pF at 25 V. The equivalent output capacitance C r at V in =800 V is given by If the ripple currents on the primary and secondary sides in (19) and (20) can be neglected, the minimum load current to achieve ZVS turn-on for (S 1 and S 3 ) and (S 2 and S 4 ) are approximated in (39) and (40) Experiments based on a laboratory prototype, with the circuit parameters derived in the previous section, are presented in this section to verify the effectiveness of the proposed converter. A photograph of the experimental setup is shown in Fig. 5. Fig. 6 shows the measured PWM waveforms of S 1 -S 8 at full load under different input voltages. The PWM signals of S 5 -S 8 were phase-shifted by half of the switching cycle with respect to PWM signals of S 1 -S 4 , respectively. Fig. 7 gives the measured gate voltage, drain voltage, and drain current of switches S 1 and S 2 at V in =800 V and 26%, 50%, and 100% load conditions. S 1 is switched on at hard switching under 26% load and at zero voltage switching under 50% and 100% load condition. However, S 2 is switched on under ZVS from 26% load to full load. From the test results in Fig. 7 , we can expect that S 4 , S 6 , and S 8 are also switched on under ZVS from 26% load to full load. Fig. 8 Fig. 10 gives the measured waveforms of i D1 , i D2 , i D5 , i D6 , and i Lo1 -i Lo4 at full load. Fig. 11 shows the output currents i Lo1 +i Lo2 and i Lo3 +i Lo4 of the two circuit modules at full load. The output currents of the two circuit modules balance each other. Fig. 12 shows the measured circuit efficiencies at different load conditions. Based on the load current and the voltage drop on rectifier diodes, the conduction losses on rectifier diodes, MOSFETs, and power semiconductors can be estimated to be approximately 5% to 6%, 1% to 2%, and 6% to 8% of the rated power, respectively. Other power losses are related to the core and copper losses on inductors and transformers, the necessary passive snubber across the rectifier diodes, and some switching losses, such as turn-off losses on MOSFETs and switching losses on rectifier diodes. The rectifier diodes can be replaced by synchronous rectifiers to increase circuit efficiency by approximately 2% to 4%. Low loss MOSFETs and cores can also be adopted to increase circuit efficiency.
VI. CONCLUSIONS
A new parallel DC/DC converter for applications with high input voltage and high load current is presented. The proposed converter is characterized by 1) ZVS turn-on for all switches from 33% load to 100% load, 2) V in /2 voltage stress of power switches, and 3) low ripple currents at input and output sides when using the interleaved PWM scheme. Two half-bridge converters are connected in series to reduce the voltage stress of power switches at V in /2. Thus, MOSFETs with 500 V voltage stress are used for 800 V input voltage applications. Two series capacitors connected at the AC terminals of two half-bridge converters are used to balance two input capacitor voltages automatically. A PWM scheme is used to generate PWM signals and regulate output voltage, such that power switches can be switched on under ZVS within the desired load range. System analysis, operation mode, circuit characteristics, and design of the proposed converter are discussed in detail. Finally, experiments with the 1.8 kW prototype are conducted to verify the effectiveness of the proposed converter.
